Analysis of multi-stage and multi-rate IIR SC decimators using iscmrate

Research output: Contribution to journalArticlepeer-review


This paper describes an analysis of multi-stage and multi-rate IIR switched capacitor (SC) decimators using an interactive switched capacitor multi-rate compiler (ISCMRATE). Motivated by the experimental observations, the purpose of this paper is to explore a portion of characteristics for the multi-stage IIR SC decimators, with their implications in the context of a complete IIR SC filter. To overcome the limitations of conventional multi-stage IIR SC decimators, a novel solution has been introduced for the implementation of a multi-stage IIR SC circuit. Based on the statistical approach of the compiler, we provide the comparative analysis for different IIR SC decimators, including total capacitor area, capacitance spread and arbitrary anti-aliasing amplitude responses with a decimating factor in single and multi-stage building blocks. Examples are given to illustrate the practical feasibility of this compiler.

Original languageEnglish
Article number1450093
JournalJournal of Circuits, Systems and Computers
Issue number7
Publication statusPublished - Aug 2014


  • Multi-rate
  • Multi-stage
  • SC decimators
  • Type I
  • Type II


Dive into the research topics of 'Analysis of multi-stage and multi-rate IIR SC decimators using iscmrate'. Together they form a unique fingerprint.

Cite this