Monte Carlo simulation of a 20 nm gate length implant free quantum well Ge pMOSFET with different lateral spacer width

Kah Hou Chan, Brahim Benbakhti, Craig Riddet, Jeremy Watling, Asen Asenov

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Citation (Scopus)

Abstract

The use of high mobility channel materials such as Germanium can increase the pMOSFET drive current, thus improving the switching speed of CMOS. In this study the impact of the lateral spacer thickness on the performance of a 20 nm gate-length implant-free quantum well (IFQW) Ge pMOSFET is investigated using comprehensive full-band Monte Carlo simulations. The results of these simulations show that the narrowing of the spacer from 5 nm down to 1 nm leads to a possible ∼2.5× increase in drive current.

Original languageEnglish
Title of host publication2011 12th International Conference on Ultimate Integration on Silicon, ULIS 2011
Pages103-106
Number of pages4
DOIs
Publication statusPublished - 2011
Externally publishedYes
Event2011 12th International Conference on Ultimate Integration on Silicon, ULIS 2011 - Cork, Ireland
Duration: 14 Mar 201116 Mar 2011

Publication series

Name2011 12th International Conference on Ultimate Integration on Silicon, ULIS 2011

Conference

Conference2011 12th International Conference on Ultimate Integration on Silicon, ULIS 2011
Country/TerritoryIreland
CityCork
Period14/03/1116/03/11

Fingerprint

Dive into the research topics of 'Monte Carlo simulation of a 20 nm gate length implant free quantum well Ge pMOSFET with different lateral spacer width'. Together they form a unique fingerprint.

Cite this